Design Idea

Circuit forms high-frequency polarity clamp

Edited by Bill Travis

Shyam Tiwari, Sensors Technology Private Ltd, Gwallor, India -- EDN, 4/11/2002

You need a negative signal clamp to protect an ADC against negative-going signals while measuring the positive pulse shape of the signal by digitizing the waveform. In other words, you must clamp negative signals at 0V. The circuit in Figure 1 can clamp either positive or negative pulses to ground. The circuit uses a fast MAX477EPA amplifier to drive the Q1 or Q2 to clamp signals of either positive or negative polarity. Q1 forces negative signals to a 0V level; Q2 does the same for positive signals. You use an spdt switch to choose the transistor of interest. The circuit works over 1 kHz to 10 MHz. You can also make the clamp operate at frequencies as high as 100 MHz by replacing C1 with a 1-kΩ, 0.5W resistor. However, the output would need another MAX477EPA buffer amplifier to drive the 50Ω signal cable, because the circuit's output impedance increases to 1 kΩ.

Is this the best Design Idea in this issue? Select at www.ednmag.com.



ADVERTISEMENT

ADVERTISEMENT

Feedback Loop


Post a CommentPost a Comment

There are no comments posted for this article.

Related Content

 

By This Author

There are no additional articles written by this author.


ADVERTISEMENT

Knowledge Center



Technology Quick Links

EDN Marketplace


©1997-2009 Reed Business Information, a division of Reed Elsevier Inc. All rights reserved.
Use of this Web site is subject to its Terms of Use | Privacy Policy

Please visit these other Reed Business sites