Cadence debuts 65-nm reference flow targeting Common Platform

By Colleen Taylor, Contributing Editor -- Electronic News, 4/23/2007

San Jose, Calif.-based EDA player Cadence Design Systems Inc. today announced the immediate availability of the 65-nm Common Power Format (CPF) enabled reference flow targeting the Common Platform technology.

The company said that its new reference flow is the next step in the ongoing collaboration between Cadence and the Common Platform coalition comprised of IBM, Chartered Semiconductor Manufacturing and Samsung.

The Common Platform members align their manufacturing for synchronized production across 300-mm fabrication facilities at 90-nm, 65-nm and 45-nm process technologies.

At the group's core is the idea that a single design can be multi-sourced to any of the group's facilities, essentially making it possible to produce nearly identical chips from any one of several manufacturing facilities. The group's most recent additions as design enablement partners have included Freescale Semiconductor and Qualcomm.

Cadence said it worked closely with the Common Platform technology partners to develop its new 65-nm flow. It is based on the Cadence digital IC design platform including the company's Encounter timing system and CPF. The flow is aimed at accelerating time to market for low-power system-on-chip (SoC) designs, Cadence said. The RTL-to-GDSII flow claims to address design challenges from chip prototyping through power, timing and area optimization and is targeted for wireless, wireline and consumer applications. ARM's Metro low-power IP is also an integral component of the reference flow, Cadence said.

The new 65-nm design reference flow is available immediately, Cadence said. Its reference flow kit contains a reference design, documentation and scripts to run the reference flow.



EDN Resource Center

EDN Featured Vendor

Microchip

Microchip Technology Inc. is a leading provider of microcontroller and analog semiconductors, providing low-risk product development, lower total system cost and faster time to market for thousands of diverse customer applications worldwide.
View More
View All Resources
ADVERTISEMENT

ADVERTISEMENT

Feedback Loop


Post a CommentPost a Comment

There are no comments posted for this article.

Related Content

 

By This Author


ADVERTISEMENT

Knowledge Center


Events

COMS2008 – Commercialization of Micro and Nano Systems
Dates: 8/31/2008 - 9/4/2008
Location: Puerto Vallarta, Mexico

Defect-Based Testing Course
Dates: 9/16/2008 - 9/17/2008
Location: Munich, Germany

ARM Developers' Conference 2008
Dates: 10/7/2008 - 10/9/2008
Location: Santa Clara, CA

13th Si2/OpenAccess Conference
Dates: 10/13/2008 - 10/13/2008
Location: Santa Clara, CA

Wafer Fab Processing
Dates: 10/27/2008 - 10/30/2008
Location: San Jose, CA

Submit an EventSubmit an Event




Technology Quick Links

EDN Marketplace


©1997-2008 Reed Business Information, a division of Reed Elsevier Inc. All rights reserved.
Use of this Web site is subject to its Terms of Use | Privacy Policy

Please visit these other Reed Business sites