News and New Products

Quad-core computer features five PCIe lanes

By Warren Webb, Technical Editor -- EDN, 6/21/2007

Although many embedded-system designers have for years relied on the standard desktop computer and its PCI bus as a project starting point, rising performance expectations are changing the landscape. Parallel-bus-bandwidth limitations and high-performance-processor technologies have forced system designers to adopt the latest serial-board-to-board-communications strategies. The PICMG (PCI Industrial Computer Manufacturers Group) 1.3 specification solves the bandwidth problem by replacing the backplane-parallel-bus interfaces with high-speed PCIe (PCI Express) serial links.

To meet these new bandwidth requirements, Adlink Technology recently announced the PICMG 1.3-compliant NuPro-965 system-host board, which supports the Intel Core Quad and Core2 Duo family of processors. Four onboard DIMM slots support as much as 8 Gbytes of dual-channel DDR2-800 RAM with a peak transfer rate of 12.8 Gbytes/sec. With a compatible backplane, the board supports 10-Gbps data transfers to and from external I/O cards and memory. The NuPro-965 integrates a 3-D graphics engine and a 16-lane PCIe interface for additional high-end-graphics options. The device also has four additional one-lane PCIe interfaces for high-bandwidth-I/O applications, two Ethernet connectors for redundancy, support for four 3-Gbps SATA storage devices, four USB 2.0 ports, and an UltraATA IDE interface. Prices for the NuPro-965 start at $460.



EDN Resource Center

EDN Featured Vendor

Screaming Circuits

Screaming Circuits is an industry pioneer in the online quick-turn prototype pc board assembly market. Located in Canby, OR, the company offers assembly, prototype, pilot production and short-run production pc boards in as little as 24 hours for short runs. Screaming Circuits is a subsidiary of the Milwaukee Electronics Corporation, which offers full service contract manufacturing.
View More
View All Resources
ADVERTISEMENT

ADVERTISEMENT

Feedback Loop


Post a CommentPost a Comment

There are no comments posted for this article.

Related Content

 

By This Author


ADVERTISEMENT

Knowledge Center


Events

System Verilog Assertions (SVA) Language and Methodology Training Class
Dates: 12/4/2008 - 12/4/2008
Location: San Jose, CA

BIT Life Sciences' 2nd Annual World Congress of Gene 2008
Dates: 12/5/2008 - 12/7/2008
Location: Guangzhou, China

Transitioning to Lead-Free — Strategies for Implementation an IPC/JEDEC Conference
Dates: 12/8/2008 - 12/10/2008
Location: Dallas, TX

R&D-Product Development Innovation Summit
Dates: 12/9/2008 - 12/11/2008
Location: Norwood, Ma

JEDEC Partner Programs at CES 2009
Dates: 1/8/2009 - 1/8/2009
Location: Las Vegas, NV

Submit an EventSubmit an Event




Technology Quick Links

EDN Marketplace


©1997-2008 Reed Business Information, a division of Reed Elsevier Inc. All rights reserved.
Use of this Web site is subject to its Terms of Use | Privacy Policy

Please visit these other Reed Business sites

ADVERTISEMENT
You will be redirected to your destination in few seconds.