News and New Products

Circuit-design technique could make carbon nanotubes useful

By Ron Wilson, Executive Editor -- EDN, 7/19/2007

To be of any use to designers, carbon nanotubes must align with circuit patterns, and an elegant approach to that necessity may now have emerged. Subhasish Mitra, a Stanford University (Palo Alto, CA) assistant professor of electrical engineering and computer science, presented a paper at the Design Automation Conference in San Diego last month that suggests a solution to the problem. Mitra and his team devised a way to form functioning logic circuits from a random tangle of nanotubes on the surface of a die—not by sorting and reconnecting them but by simply trimming away undesirable ones. Mitra's work assumes that the tubes form as semiconductors with transistor functions, not as conductors. If you have a random tangle of transistors, you can make a circuit of it by saving the transistors that connect some points and eliminating the transistors that go elsewhere.

Toward this end, Mitra's team superimposed a grid over the layout of standard logic circuits. Then, for each type of circuit, team members identified the cells through which semiconducting nanotubes should pass if they are to be useful and the cells through which they should not pass. Using simulations, Mitra's team showed that etching away tubes in the undesirable cells could produce working logic circuits, even though the researchers did not know the exact arrangement of nanotubes in the grid. They produced a program that can automatically generate the pattern of good and bad cell locations in the grid. Problems still exist, of course. There's no way of knowing whether a given nanotube will be a transistor, a resistor, or a “pretty-good wire.” And there's no guarantee that a sufficient number of semiconducting nanotubes will connect the areas that must connect in a circuit.



EDN Resource Center

EDN Featured Vendor

Microchip

Microchip Technology Inc. is a leading provider of microcontroller and analog semiconductors, providing low-risk product development, lower total system cost and faster time to market for thousands of diverse customer applications worldwide.
View More
View All Resources
ADVERTISEMENT

ADVERTISEMENT

Feedback Loop


Post a CommentPost a Comment

There are no comments posted for this article.

Related Content

 

By This Author


ADVERTISEMENT

Knowledge Center


Events

13th Si2/OpenAccess Conference
Dates: 10/13/2008 - 10/13/2008
Location: Santa Clara, CA

Technology Strategy for R&D and Product Development
Dates: 10/23/2008 - 10/24/2008
Location: Pasadena, CA

Wafer Fab Processing
Dates: 10/27/2008 - 10/30/2008
Location: San Jose, CA

Interconnect Process Integration
Dates: 10/31/2008 - 10/31/2008
Location: San Jose, CA

Submit an EventSubmit an Event




Technology Quick Links

EDN Marketplace


©1997-2008 Reed Business Information, a division of Reed Elsevier Inc. All rights reserved.
Use of this Web site is subject to its Terms of Use | Privacy Policy

Please visit these other Reed Business sites