Zibb

News and New Products

45-nm, multicore microarchitecture targets communications platforms

By Robert Cravotta, Technical Editor -- EDN, 7/12/2007

Freescale structured its next-generation multicore platform on a scalable on-chip fabric that supports concurrent, nonblocking connectivity for as many as 32 heterogeneous processor cores with application accelerators and a trilevel-cache hierarchy that supports 100%-hardware-based cache coherency. The platform will initially center on an enhanced 1.5-GHz Power Architecture e500-mc core, based on the e500 core, with back-side L2 caches for each core, multiple L3 shared caches, and multiple memory controllers. The on-demand application accelerators include pattern matching, decompression, cryptographic security, table look-ups, and datapath-resource management to handle intrachip message passing and memory-buffer reservation.

The multicore platform will use a “hypervisor” environment to support multiple individual operating systems that can safely share system resources, including processor cores, memory, and other on-chip functions. Freescale plans to offer the first product it based on this platform for sampling in late 2008; however, a Virtutech simulation environment is available now using Freescale’s current-generation multicore MPC8572E and MPC8641D processors. The simulation environment for Freescale’s new multicore platform will be available in the fourth quarter of 2007.



Reed Business Information Resource Center

Featured Company


Most Recent Resources

ADVERTISEMENT

ADVERTISEMENT

Feedback Loop


Post a CommentPost a Comment

There are no comments posted for this article.

Related Content

 

By This Author


ADVERTISEMENT

Knowledge Center


Events

Microchip Worldwide Embedded Designer’s Forum
Dates: 10/6/2009 - 2/15/2010
Location: 120 Locations Worldwide

2009 Supercomputing Conference
Dates: 11/14/2009 - 11/20/2009
Location: Portland, OR

Microprocessor Test and Verification (MTV'09)
Dates: 12/7/2009 - 12/8/2009
Location: Austin, TX

Oxford University Digital Signal Processing Short Course
Dates: 1/25/2010 - 1/27/2010
Location: Oxford, United Kingdom

Oxford University Digital Signal Processing Implementation Short Course
Dates: 1/28/2010 - 1/28/2010
Location: Oxford, United Kingdom

Submit an EventSubmit an Event




Technology Quick Links

EDN Marketplace


©1997-2009 Reed Business Information, a division of Reed Elsevier Inc. All rights reserved.
Use of this Web site is subject to its Terms of Use | Privacy Policy

Please visit these other Reed Business sites