News and New Products

FPGA-development card includes RAM, programmer

By Warren Webb, Technical Editor -- EDN, 9/4/2007

Claiming all the features necessary for developing reprogrammable-microcontroller applications, Domain Technologies recently announced a development card for Actel ProASIC3 FPGAs. Measuring only 2.4×1 in., the standard A3P-MRAM (magnetoresistive-random-access-memory)-1000 development card comes with an Actel A3P1000, 512 kbytes of 35-nsec nonvolatile MRAM, and an onboard device programmer. The high-speed MRAM device stores both programs and data, eliminating the need for flash-programming algorithms and boosting performance.

You perform all FPGA-device programming and software debugging of implemented microcontroller designs through the A3P-MRAM's built-in USB interface. The onboard device programmer is compatible with the STAPL (Standard Test and Programming Language) files generated by Actel’s Libero integrated development environment. You use the same onboard device programmer and mini-B USB interface for accessing the A3P-MRAM's onboard JTAG emulator and debugger.

The A3P-MRAM-1000 sells for $750 and is available from stock. For smaller development applications Domain Technologies offers a lower cost version with an installed Actel A3P250. The A3P-MRAM-250 costs $640. The company ships each unit with stand-alone FPGA-device programming software and a mini-B USB cable.



EDN Resource Center

EDN Featured Vendor

Keil Software Inc.

Keil develops, manufactures, and distributes embedded software development tools for 8051, 251, ARM, and XC16x/C16x/ST10 microcontroller families. We provide ANSI C compilers, Macro Assemblers, real-time executives, debuggers and simulators, integrated environments, and evaluation boards. Products such as these have helped Keil become the world's leading developer of Embedded Systems Software.
View More
View All Resources
ADVERTISEMENT

ADVERTISEMENT

Feedback Loop


Post a CommentPost a Comment

There are no comments posted for this article.

Related Content

 

By This Author


ADVERTISEMENT

Knowledge Center


Events

System Verilog Assertions (SVA) Language and Methodology Training Class
Dates: 12/4/2008 - 12/4/2008
Location: San Jose, CA

BIT Life Sciences' 2nd Annual World Congress of Gene 2008
Dates: 12/5/2008 - 12/7/2008
Location: Guangzhou, China

Transitioning to Lead-Free — Strategies for Implementation an IPC/JEDEC Conference
Dates: 12/8/2008 - 12/10/2008
Location: Dallas, TX

R&D-Product Development Innovation Summit
Dates: 12/9/2008 - 12/11/2008
Location: Norwood, Ma

JEDEC Partner Programs at CES 2009
Dates: 1/8/2009 - 1/8/2009
Location: Las Vegas, NV

Submit an EventSubmit an Event




Technology Quick Links

EDN Marketplace


©1997-2008 Reed Business Information, a division of Reed Elsevier Inc. All rights reserved.
Use of this Web site is subject to its Terms of Use | Privacy Policy

Please visit these other Reed Business sites

ADVERTISEMENT
You will be redirected to your destination in few seconds.