Zibb

Design Idea

Measure power-line distortion with a mixed-signal-THD analyzer

A mixed-signal total-harmonic-distortion-analyzer device measures the distortion of the mains ac voltage.

John R Ambrose, Mixed Signal Integration, San Jose, CA; Edited by Charles H Small and Fran Granville -- EDN, 11/22/2007

Because of the performance of compressors and other inductive loads, it becomes more important to monitor the distortion on a power line. With alternative power sources, such as wind or solar, a distorted 60-Hz sine wave is more likely to be present. To measure this distortion, you can use a mixed-signal-THD (total-harmonic-distortion) analyzer to monitor the fundamental frequency amplitude and the second-, third-, fourth-, and fifth-harmonic content of the input signal. The analyzer, from Mixed Signal Integration includes five bandpass filters and two op amps. The op amps provide gain and continuous-time filtering. The analyzer also has digital-gain control for measurements in which the input amplitude is 10 or 20 dB lower than nominal: 2V p-p. The outputs of the analyzer are analog. Depending on the display that an application requires, you could tie the outputs to a bar-code interface, such as the LM3915 for 3-dB steps, or interface them with a multiplexer on a microcontroller for a digital readout.

Figure 1 shows the connections of the analyzer to the mains supply. A “wall-wart” transformer reduces the 120V mains voltage to 9Vac. This transformer provides 1500V isolation from primary to secondary and has low-distortion performance. The resistors in the divider act as fuses in case of a large surge voltage, and they reduce the voltage you apply to the analyzer. The back-to-back diode clamp protects the analyzer during momentary overvoltage conditions. In addition, a 220V MOV (metal-oxide varistor) across the transformer’s primary protects the transformer. The analog ground centers on 2.5V and is derived from a 100-kΩ resistor-divider network. A 0.1-µF capacitor provides ac filtering. A 74HC4060 operates at 15.360 MHz; the divide-by-4096 (Q12) output connects to the analyzer’s input-clock signal and supplies the clock for the device’s switched-capacitor filters.



Reed Business Information Resource Center

Featured Company


Related Resources

ADVERTISEMENT

ADVERTISEMENT

Related Content

 

By This Author

There are no additional articles written by this author.


ADVERTISEMENT

Knowledge Center


Events

Design for Testability and for Built-In Self Test
Dates: 12/8/2009 - 12/10/2009
Location: Los Angeles, CA

Advanced Analog IC Design course
Dates: 1/6/2010 - 1/9/2010
Location: HKUST, Hong Kong

IMI's 21st Annual Thermal Printing Conference
Dates: 2/1/2010 - 2/3/2010
Location: Chandler, AZ, USA

CDMA and EV-DO Technology
Dates: 2/8/2010 - 2/10/2010
Location: San Jose, CA

Submit an EventSubmit an Event




Technology Quick Links

EDN Marketplace


©1997-2009 Reed Business Information, a division of Reed Elsevier Inc. All rights reserved.
Use of this Web site is subject to its Terms of Use | Privacy Policy

Please visit these other Reed Business sites