Zibb

Columnists

Where did all that racket come from?

To optimize a complementary-input-single-supply amplifier's THD+N (total-harmonic-distortion-plus-noise) performance, place the amplifier in an inverting-gain configuration and keep the closed-loop gain low.

By Bonnie Baker -- EDN, 4/23/2009

Since arriving in the market, CMOS single-supply amplifiers have been beneficial to single-supply-system designers worldwide. Key players affecting the THD+N (total-harmonic-distortion-plus-noise) characteristics of dual-supply amplifiers are input noise and output-stage crossover distortion. The THD+N performance of a single-supply amplifier also originates in the amplifier’s input and output stages. However, the input stage’s impact on THD+N complicates the nature of this specification with single-supply amplifiers.

Several types of single-supply amplifier topologies can accept input signals across the power supplies. In the complementary-differential-input-stage topology, when the amplifier’s inputs are near the negative rail, the PMOS transistors are on, and the NMOS transistors are off (Figure 1). When the amplifier’s inputs are closer to the positive rail, the NMOS transistors are on, and the PMOS transistors are off.

This design topology has significant variations in the amplifier’s offset voltage across the common-mode input range. In the input region near ground, the PMOS transistor’s offset error is dominant. In the region near the positive power supply, the NMOS-transistor pair dominates the offset error. Both pairs are on as the amplifier’s inputs pass between these two regions. The end result is that the input offset voltage changes between the stages. When the PMOS and NMOS transistors are both on, the common-mode voltage region is approximately 400 mV. This crossover-distortion phenomenon affects the amplifier’s THD. If you configure the complementary-input amplifier in a noninverting configuration, the input crossover distortion can affect the amplifier’s THD+N performance. For instance, in Figure 2 the THD+N is 0.0006% if you avoid using the input transition. If the THD+N tests include the amplifier’s input crossover distortion, the THD+N is 0.004%. You can avoid this type of amplifier crossover distortion by using an inverting configuration.

Read all of Bonnie Baker's Baker's Best columns.

Another major THD+N contributor can be the operational amplifier’s output stage. The output stage of a single-supply amplifier usually has an AB topology. As the output signal sweeps from rail to rail, the output stage displays a crossover distortion similar to the input-stage crossover distortion, in that the output stage switches from transistor to transistor. Generally, a higher level of quiescent current through the output stage reduces the amplifier’s THD. The amplifier’s input noise is another contributor to the THD+N specification. A high level of input noise, high closed-loop gains, or both can increase the amplifier’s overall THD+N level.

To optimize a complementary-input-single-supply amplifier’s THD+N performance, place the amplifier in an inverting-gain configuration and keep the closed-loop gain low. If the system requires the amplifier to be configured as a noninverting buffer, an amplifier with a single-differential input stage and charge pump is a more appropriate choice.


Author Information
Bonnie Baker is a senior applications engineer at Texas Instruments and author of A Baker’s Dozen: Real Analog Solutions for Digital Designers. You can reach her at bonnie@ti.com.


References
  1. OPA350, OPA2350, OPA4350 High-Speed, Single-Supply, Rail-to-Rail Operational Amplifiers, MicroAmplifier Series,” Texas Instruments, January 2005.
  2. OPA363, OPA2363, OPA364, OPA2364, OPA4364, 1.8V, 7MHz, 90dB CMRR, Single-Supply, Rail-to-Rail I/O Operational Amplifier,” Texas Instruments, February 2003.


Reed Business Information Resource Center

Featured Company


Related Resources

ADVERTISEMENT

ADVERTISEMENT

Related Content

 

By This Author


ADVERTISEMENT

Knowledge Center


Events

Design for Testability and for Built-In Self Test
Dates: 12/8/2009 - 12/10/2009
Location: Los Angeles, CA

Advanced Analog IC Design course
Dates: 1/6/2010 - 1/9/2010
Location: HKUST, Hong Kong

IMI's 21st Annual Thermal Printing Conference
Dates: 2/1/2010 - 2/3/2010
Location: Chandler, AZ, USA

CDMA and EV-DO Technology
Dates: 2/8/2010 - 2/10/2010
Location: San Jose, CA

Submit an EventSubmit an Event




Technology Quick Links

EDN Marketplace


©1997-2009 Reed Business Information, a division of Reed Elsevier Inc. All rights reserved.
Use of this Web site is subject to its Terms of Use | Privacy Policy

Please visit these other Reed Business sites