Mike SantariniEDN Senior Editor Mike Santarini covers digital design and the EDA, ASIC, and FPGA industries. [Editor's note: As of Feb. 2008, this blog is no longer active and is presented here for archival purposes.]


Profile

RSS Feed

  • Add this blog to your RSS newsreader!

Recent Posts

Recent Comments

Most Commented On

Archives

By Category

IC Design Articles

Blog

Tuesday, December 18, 2007

Living dangerously in EDA: microphone, you, Davidmann

Dec 18 2007 12:30PM | Permalink | Email this | Comments (3) |
Blog This! using:  Blogger.com | LiveJournal |
Digg This | Slashdot This | add to Del.icio.us


Last week I interviewed Simon Davidmann about his not so new startup Imperas. You can read my interview by clicking on the story “EDA ESL startup Imperas close to launch.”

I’ve known Simon for many years and I think he’s certainly one of the big characters in EDA. Back in the days when the industry was debating over which language, Superlog (later known as SystemVerilog) or SystemC, should be THE next design and verification language (the next step up in abstraction layer beyond Verilog or VHDL), Davidmann was a relentless advocate/marketer of his company’s language, Superlog. To augment a phrase from my former colleague Brian Fuller, one of the most dangerous places to be is between Simon and an open microphone.” If the subject was ESL, Simon was there--I remember Davidmann taking over an ESL panel one year at the DATE conference and he wasn’t even on the panel--snatching up most of the notable quotes for our coverage of it. That was pretty typical of Simon in those days.

But all kidding aside, his perseverance paid off when he sold Co-Design to Synopsys for a pretty penny and at the same time helped provide the design community with a new language and helped shape a direction for design languages for years to come.

It has panned out that SystemVerilog has evolved into the next HDL, a superset of Verilog that can handle assertion based verification, while SystemC has settled into the role of being a pretty suitable ESL verification language and promises to become a suitable design language and possible successor to SystemVerilog as design methodologies evolve.

So now that Simon’s next company is about to launch, and he’s tackling yet another really hard problem—multi core modeling and programming--we can bet he’ll be at it again. Certainly there’s been quite a bit of hype about Imperas long before it even launches, but what’s encouraging is that Simon thus far has proven he can back up the marketing. It will be interesting to see if he can do it again. In the meantime, if you’re attending an ESL or multi-core SoC design panel, remember to look both ways before walking up to an open microphone. Simon is surely on his way….


Related entries in: Configurable Processor | EDA | HDL | Languages | Reconfigurable and reuse | Simulation | SOC | Software Development Tools | System-level Design Language | Test Bench | Verification | 


Reader Comments


at 12/18/2007 4:48:03 PM, Paul said:
I think you may have been outmarketed again. The story I heard is that they were unable to raise another round of funding, laid off several people including VP engineering. It sounds like "management buyout" means the original investors washed their hands of it. Not to say that it isn't an important area and maybe they have interesting technology. But it doesn't sound any different from VaST, Virtutech, CoWare etc as opposed to something new for multicore.

at 12/19/2007 9:37:49 AM, Mike Santarini said:
Very astute observations, Paul. I agree, “management buyout” for a startup usually means something went wrong with funding or likely a failure of management to deliver what they promised to the VCs (I like to think it’s more of a case where the company says why give them a cut?—or it may be a case where the VCs are trying to rush a tool to market that’s half baked—a common downfall for startups). We’ll have to see what Imperas delivers. It’s interesting to note that there are a quite a few Virtual Platform folks out there now, including CoWare, Virtio (Synopsys) and VAST. What’s also interesting to note is that Virtio and VAST seem to have carved out application specific niches. Virtio is most noted for its OMAP wins in cell phone architectures and VAST in automotive. A couple of years ago, I wrote a feature on automation in the automotive market. I interviewed a lot of folks in the automotive design arena and basically asked them what level of automation do you use to design a car? The answer was: not much. But pretty much everyone I interviewed at some point asked me “have you heard of this company called VAST?” I was a bit surprised. I, at that point, hadn’t heard much from VAST about VAST but I did from customers. I’m really not sure if CoWare is being used heavier in one application over all others. I have heard however that a majority of CoWare and Virtio business is in building models (it’s a services gig). It would be great to see a VP system that allows users to create models themselves. That’s the part I found most intriguing about Imperas’ pitch, coupled with the fact its management has a pretty good track record for delivering on the hype. But we’ll see.

at 1/23/2008 10:30:35 AM, "Simon says" said:
"laid off several people including VP engineering"... For "several people" read "all except three".

Post a comment


Display Name

Before submitting this form, please type the characters displayed above:


ADVERTISEMENT

©1997-2008 Reed Business Information, a division of Reed Elsevier Inc. All rights reserved.
Use of this Web site is subject to its Terms of Use | Privacy Policy

Please visit these other Reed Business sites

Advertisement