Zibb

Mike SantariniEDN Senior Editor Mike Santarini covers digital design and the EDA, ASIC, and FPGA industries. [Editor's note: As of Feb. 2008, this blog is no longer active and is presented here for archival purposes.]



   Advertisement

Profile

RSS Feed

  • Add this blog to your RSS newsreader!

Recent Posts

Recent Comments

Most Commented On

Archives

By Category

IC Design Articles

Blog

Wednesday, January 30, 2008

My IC reliability cover story and my upcoming DesignCon DFM panel

Jan 30 2008 6:18PM | Permalink |Comments (2) |


Hi folk, I’ve been in hunkered down mode for the last few weeks researching and writing my next cover story. This one’s on IC reliability. It’s a subject I haven’t tackled before and quite frankly is a subject I haven’t seen too much coverage about, even the EE trade books.

I actually learned a quite a bit of information about how design groups and more so semiconductor companies and IC manufactures look at reliability throughout product development. It’s actually a story that could have been a small novella. In print, space is always a bit limited so the print version of the story will cover the more traditional failure mechanisms designers and manufacturers need to watch out for. Some of those failure mechanisms pop up one process generation then are handled quickly by the semi guys. Some failure mechanisms are starting to rear their ugly heads again and are affecting new types of circuits (I’m being vague on purpose).

The full version of the article, which I hope will run its entirety online, actually goes into how reliability may become even more tricky as we move into new process nodes and have to deal with issues such as increasing transistor leakage, process variation and the like.

I interviewed the folks at nVidia, IBM, Texas Instruments, Xilinx, Cadence, Magma, Synopsys and Apache. Unfortunately I wasn’t able to get everyone’s input into the story but they all helped with my education on the subject, so thanks to those folks (and if you don’t see your names let alone quotes in the story, don’t be mad).

I became interested in the subject when I posted a rant about the premature (given the price I paid for it) death of my TV. Lots of readers chimed in with their own stories of reliable products as well as product failures. Then the guy who sold me my XBOX 360 strongly recommended that I buy an external fan for the system. Add the XBOX red ring of death related recalls, and I began to wonder, are there growing issues with IC reliability these days? Is it getting worse? Is it the same? Now this last TV (the one I blogged about) didn’t die from an IC failure, but I owned a Toshiba before and it died twice—the issue and fix was the controlling ASIC/IC (according to the repairman. The same thing happened with a Sony Dream machine (ironic title considering my experience with it). (Yes, I have grounding at home, surge protectors and I don’t have any of my electronics products running on my stove top or near any other apparent heat sources).

We’ve all heard of design for manufacturing, so I was wondering if in the consumer IC design space, if it’s also time for design for reliability? The answer to that is that IC reliability is seemingly something the semiconductor guys have in hand but the playing field is shifting as new process geometries present new challenges. I hope you enjoy the article when it comes out in early March.

So now that I have that one in the bag (I hope), I’m headed to DesignCon 2008 next week and I’ll be covering various panels and sitting in on sessions (not meeting with vendors, pr folks, cause I want to hear the live activities: panels, keynotes, drunk execs at the bar…etc… Catch me any other time for face to face meetings).

I’m also moderating DesignCon 2008’s annual DFM panel on Wednesday February 6 from 2:00pm to 3:30pm. This year’s panel is called “Where is the ROI in DFM?” This aught to be very interesting and it has a great group of panelists. Instead of sitting through PowerPoint presentations for each panelist, we’re going to do my favorite panel format in which we jump into audience Q&A from the very start. So if you have any pressing questions related to the DFM biz for the folks at AMD, Cadence, Freescale, Toppan Photomasks or TSMC feel free to join us. Hope to see you there.


Related entries in: ASICs | EDA | Semiconductors | 


Reader Comments



at 1/31/2008 12:43:51 PM, M. Simard-Normandin said:
IC and board level reliability testing went the way of the dodo when the IDM model exploded. Now it’s everyone else’s responsibility to verify that your product is reliable. The quality department verifies that suppliers are ISO certified and that the paperwork matches the hardware. No one does incoming material inspection anymore. ( If they did, lead in toys and tainted pet food would have been caught early on, and deaths or illness prevented). Latch-up in ICs is a big issue in consumer products. My stove is a living example. Solder joint issues on boards are frequent and will increase with lead free soldering. The electronics industry is fortunate that automation and advances in manufacturing have enhanced product reliability as a by-product, otherwise nothing would work. Martine Simard-Normandin, MuAnalysis.



at 2/1/2008 10:00:18 AM, Daniel Payne said:
My son is on his 4th video card sold by EVGA, something called the e-GeForce 8800 GTX. These cards have built-in fans, yet the cards fail with great frequency.

Post a comment



Display Name

Change Image
Before submitting this form, please type the characters displayed above.
Note the letters are NOT case sensitive.


ADVERTISEMENT

©1997-2009 Reed Business Information, a division of Reed Elsevier Inc. All rights reserved.
Use of this Web site is subject to its Terms of Use | Privacy Policy

Please visit these other Reed Business sites