Subscribe to EDN

Knowing where the bread is buttered

March 23, 2010

Just last week, we gave a nod to Ed Sperling for realizing that there were bright spots in the EDA market, many of which center on FPGAs and retargetable IP blocks. Seems the EDA players realize where their future will reside. Anne-Francoise Pele reported in EE Times March 23 that Cadence Design Systems has acquired a small specialist, Taray Inc., that integrates FPGAs into a printed circuit board design flow.

Cadence already had used elements of Taray’s 7Circuits FPGA pin-assignment software within its Allegro/OrCAD suite. Once the acquisition is complete, Taray will become part of that PCB and packaging group. Pele quoted Keith Felton, Cadence’s group director for OrCAD and Allegro tools, as saying “we are seeing more people turning to FPGAs than trying to develop ASICs or SoCs themselves. So we saw that as a good sign that FPGA is becoming more of a decision criterion for companies purchasing PCB software."

Well, yeah. No disagreement from this quarter, Mr. Felton. The only question is whether and if Cadence, Mentor and Synopsys have to start offering ASIC-based tools as blue-light specials. The ASIC may not be dead, but the broader acceptance of FPGAs in a variety of high-performance, high-integration applications certainly is hastening the ASIC day of reckoning.

Posted by Loring Wirbel on March 23, 2010 | Comments (4)

April 16, 2010
In response to: Knowing where the bread is buttered
Buy Cialis commented:

nouvion veterianry fabrication masters consumers actulally climate result unity quantified opoweropill


March 23, 2010
In response to: Knowing where the bread is buttered
Andy T commented:

It also was the biggest for FPGAs....


March 23, 2010
In response to: Knowing where the bread is buttered
desert rat commented:

The biggest market for ASICs was telecom. Telecom has been the biggest financial disaster in the history of capitalism. Therefore, the ASIC market follows the telecom market..right down the tubes.


March 23, 2010
In response to: Knowing where the bread is buttered
Andy T commented:

I think power dissipation, pinout, mixed signal & analog, and cost will continue the ASIC as a no-brainer, despite your Chicken Little prognostication for ASIC, Loring. You seem to think doom is lurking for ASIC, whereas I am of the opinion that we've hit an asymptote as far as ASIC/ASSP displacement goes. Yes, there'll be some chump volume high gate counts apps that won't go ASIC, but that won't affect the industry, IMO. It has already absorbed and consolidated that one about three or four years ago, starting about the time NEC packed in their structured ASIC offering.

POST A COMMENT
Display Name
captcha

Before submitting this form, please type the characters displayed above. Note the letters are case sensitive:

Advertisement
Advertisement
Advertisement
About EDN   |   Site Map   |   Contact Us   |   Subscription   |   RSS
© 2012 UBM Electronics. All rights reserved.
Use of this Web site is subject to its Terms of Use | Privacy Policy

Please visit these other UBM Canon sites

UBM Canon | Design News | Test & Measurement World | Packaging Digest | EDN | Qmed | Pharmalive | Appliance Magazine | Plastics Today | Powder Bulk Solids | Canon Trade Shows