



Figure 2

Tempe, a yet-to-be-released PCI-X-to-VMEbus bridge chip from Motorola, features the 320-Mbyte/sec 2eSST and supports legacy protocols.