




egrated approach is attractive in lower power applications. Because USB involves low voltages and currents, a number of manufacturers are developing ICs targeting these markets. **Figure 1** presents a typical circuit. The first output is an adjustable linear regulator that you can configure for a 0.9 to 3.3V output. You use this output to power the hub controller and other electronics. The second output is a switched output that powers the peripherals connected to the hub.

The integrated approach provides a number of desirable features. Devices are much more rugged than those from a discrete approach, because a thermal limit monitors the pass-element temperature and shuts down the device if it detects an overtemperature. The switch provides two-level current limiting to prevent a glitch on the host power bus. Initial power-up current is limited to 100 mA until the output reaches 93% of the input voltage. Once the USB controller is enumerated, the current limit is raised to 500 mA, which is typical of the high-power peripherals.


**Table 2** compares the internal- and the external-switch approaches. The pass elements are of higher resistance in the internal-switch approach because the silicon-die area is more costly in the internal switch, because more mask levels are involved in an IC's device structure than in a simple MOSFET. Typically, ICs use more than 20 mask levels; a MOSFET uses eight to 10 levels. An internal-switch approach occupies less than 60% of the area that an external-switch approach occupies. The higher level of integration eliminates at least two semiconductor packages and the resulting poor interconnect efficiency. In addition, the higher level of integration provides higher reliability, because it requires no bond wires and solder joints. The overtemperature protection of the internal switch further enhances reliability. External switches offer no cost-effective method for measuring the MOSFET temperature to protect it from shorted loads. Current foldback and power-cycling techniques can help, but they do not provide the robustness of the thermal shutdown. The last column of **Table 2** presents a cost comparison between the two approaches. The costs are almost the same and bear a closer examination on each requirement. Generally, the costs are so

**Figure 2**



When power is an issue, a low-cost nonsynchronous buck regulator increases efficiency.

**Figure 3**



You can improve efficiency over a wide load range with an external-switch synchronous buck regulator.

close because the external-switch approach uses multiple semiconductor packages, and the integrated-switch approach uses only one package. Each of the packages has its own overhead of assembly and test, making the overall system-level costs nearly equal.

**LOW-VOLTAGE DIGITAL ELECTRONICS**

You can generate low voltages, such as 3.3V, from the USB in several ways. Assuming 95% efficiency, the maximum current for a 3.3V output is limited to 0.65A due to the 2.25W input-power limitation. You can use linear regulators, switching power supplies, and charge pumps to produce these lower voltages. Switching power supplies may be synchronous or conventional. Synchronous supplies are more efficient but costly; however, you can use them to get as much power from the USB as possible.

The linear-regulator approach is the lowest cost and highest density option for generating lower voltages from the 5V

USB bus. When power is not an issue, a linear regulator is the circuit of choice. However, when power becomes an issue, switching regulators can more efficiently power the peripheral. **Figure 2** shows one of the lowest cost buck-switching-regulator options available. In this circuit, the switching of the FET, Q<sub>1</sub>, is controlled to “buck” the average voltage presented to the output filter, which then smooths the switching waveform. An external FET provides flexibility in the design, allowing you to use a device with a lower on-resistance than you would use with an integrated FET controller and possibly achieve greater efficiency. The downside to this circuit is that the lack of controller integration requires the use of an external FET and drive circuit, making the circuit relatively large.


The circuit in **Figure 2** dissipates a large percentage of the overall power loss in the freewheeling diode, D<sub>1</sub>. The circuit in **Figure 3** replaces this diode with an N channel FET, making it a synchronous

buck converter and significantly improving the converter efficiency. Using this circuit, you can realize efficiency improvements over a wide load range. At light loads, pulse skipping can decrease gate-drive losses. The converter senses when the output voltage drops to 2% less than the nominal-voltage setpoint. At that point, the converter switches until the output voltage reaches an upper threshold and then puts itself into sleep mode as the load again discharges the output capacitor to the lower threshold. This circuit provides excellent efficiency but costs more than the circuit in **Figure 2**. Its circuit area is also slightly smaller than that in **Figure 2**, mainly because the controller can operate at maximum frequencies of 1 MHz. This capability allows for a noticeably smaller inductor and smaller I/O capacitors.

Integrating the top FET, bottom FET, drive circuit, and feedback compensation into the controller provides for a small, integrated, and efficient converter option. It is becoming popular, because it is generally simple to design and has a short design-cycle time. Software is available that aids in the design, enabling nonexperts to design power supplies. Controllers such as the TPS5431x and TPS5461x Swift series provide such integration but are more costly because of added performance and features.

Circuit area can often be a critical design parameter. The step-down charge pump in **Figure 4** is one option with small circuit area. It requires only four ceramic capacitors and a charge-pump controller. The controller uses internal FETs that connect two flying capacitors in various series or parallel configurations, dumping their energy to the output. The input voltage and the load automatically set the internal FET configuration. At loads heavier than 150 mA, the controller acts as a low-dropout regulator and stops using the switched capacitors altogether. Maximum output current is limited to 0.25A, which limits this circuit to only low-power applications. Efficiency is 80 to 90% for light loads of 1 to 50 mA but drops off to approximately 65% above that level when operating in low-dropout mode. The cost of the design in **Figure 4** is among the

**Figure 4**



A step-down charge pump yields a small circuit area.

lowest, due to the low cost of the ceramic capacitors.

**Table 3** summarizes the low-voltage step-down options. It also lists efficiency, cost, and circuit area. So what's the right choice? Your first choice should be a linear regulator when you can afford the losses. Then, look at charge pumps and determine their losses based on conversion ratios. After that, evaluate nonsynchronous regulators. Finally, look at synchronous regulators. In each case, more power is available for the load. A second level of trade-off in the switching power supplies involves deciding between in-


ternal and external FETs. The cost is usually lower with external FETs, but the design time, component count, and size are smaller with internal FETs.

### HIGHER VOLTAGE ANALOG

Higher legacy voltages, such as 5 and 12V, are often required to power analog circuits. The loading on these outputs is typically not as heavy as the their digital-voltage counterparts, usually less than 100 mA. The boost regulator in **Figure 5** provides 12V and as much as 120 mA while operating over the 5V USB output-voltage range. In this design, the controller integrates the FET and the feedback-resistor network, minimizing total parts count. A drawback of this approach is that the circuit block provides no current limit. If you short the 12V to ground, nothing in the  $V_{IN}$ ,  $L_1$ , or  $D_1$  path limits current.

An alternative topology, a SEPIC (single-ended primary-inductance converter), can overcome this shortcoming by providing built-in current limiting. Also,

**Figure 5**



A boost regulator provides 12V at as much as 120 mA from the USB port.

**TABLE 1—REQUIREMENTS FOR USB PERIPHERALS**

Parameter	Requirement
Voltage	4.4 to 5.25V (low-power device) 4.75 to 5.25V at upstream connector (high-power device)
Maximum quiescent current	500 µA (low-power device)
Minimum-power current	100 mA
Maximum-power current	500 mA
Maximum power draw	2.25W
Maximum input capacitor	10 µF
Maximum inrush	50 µC







**TABLE 4—SELECTION CRITERIA FOR HIGHER VOLTAGE REGULATORS**

Topology	Internal switch	Current limit	Typical efficiency (%)	Relative cost	Area(in. <sup>2</sup> )
5 to 12V boost	No	No	86	2.8	0.7
5 to 12V boost	Yes	No	85	3.2	0.6
5 to 5V SEPIC*	No	Yes	89	5.6	1.0
5 to 5V SEPIC	Yes	Yes	85	5.5	0.9
3.3 to 5V charge pump**	Yes	Yes	65 to 75	2	0.2
Synchronous buck with auxiliary winding	Yes (synchronous buck) ***No (auxiliary)	Yes	95	1	0.3

\*Synchronous operation.

\*\*TPS60133 charge-pump controller; 0.3A maximum output current.

\*\*\*Cost and area of auxiliary winding only.



**A sample DSL-modem power supply optimized for low cost and efficiency measures only 1.5×3 in.**

**Figure 9**

and nonsynchronous operation, as well as internal and external switches, as in buck regulators.

**USB-POWERED DSL-MODEM POWER SUPPLIES**

The circuit in **Figure 8** is an example of a complete USB-powered power supply with 3.3, 5, and 12V outputs. The overall efficiency was measured while powering the 3.3V at 0.32A, 5V at 0.05A, and 12V at 0.05A is 89.5%. This efficiency allows the input power to remain below the 2.25W maximum limit. In operation, only the 3.3V output is allowed to power up at turn-on, and the bus controller holds the 5 and 12V-enable pin low. The system draws no more than 100 mA off the 3.3V output during power-up in low-power mode. Enumeration then comes from the bus controller to allow the 5 and 12V to power up. The design uses a boost topology for both the 5V and the 12V output, and the 3.3V output powers the 5V power-stage input. The controller for both boost regulators is the low-cost dual TL1451A. The approach for this design example targets low cost and high efficiency, rather than small area. **Figure 9** shows a photograph of the completed hardware, which measures 1.5×3 in.

The 2.25W of available input power and the peripheral-load requirements drive the design of a power supply for the USB application. The design process should involve a careful analysis of load currents followed by a program to minimize them. Once you determine the loads, the power-supply engineer should develop multiple block diagrams involving the topologies described above to develop the lowest cost and lowest

power, USB-compliant approach requiring the least area. The breadth of ICs to support these designs is diverse, and designers can strive for maximum integration, minimum cost, or ease of use. □

**REFERENCES**

1. USB Specification, Revisions 1.1 and 2.0.
2. USB Implementers Forum Web page, www.usb.org.

**AUTHORS' BIOGRAPHIES**

*Robert Kollman is a senior application manager at Texas Instruments' Semiconductor Group (Dallas), where he has worked for 20 years. In his current position, he manages a group of power-supply designers who provide products for high-volume customers. He has a BSEE from Texas A&M University (College Station, TX) and an MSEE from Southern Methodist University (Dallas). His spare-time pursuits include sailing, scuba diving, biking, and shotgun sports.*

*John Betten is a design engineer at Texas Instruments (Dallas), where he has worked for 17 years. In his current position, he designs reference circuits. He has a BSEE from the University of Pittsburgh (PA). His leisure-time interests include skiing, biking, and golfing.*