



Figure 2

This graphic shows the histogram cycle timing for the circuit in Figure 1.