

TABLE 1—DESIGN CONTINGENCIES FOR THE DATA-VALID WINDOW

Description	Value (psec)
Data-bit window (533 Mbps)	1875
Minus data jitter and noise and strobe jitter and noise	700
Minus SDRAM setup-and-hold times	700
Minus ASIC and system-board signal skews	200
Total margin left	275