



**Figure 1**

Hierarchical back-end chip design using true abutment eliminates top-level wiring channels, reducing chip area by an average of 15% across eight benchmark chips.