



**Figure 2**

Graphs show the convergence behavior of the design-aware algorithm on reducing top-level wiring (a) and interblock repeating (b). Note the significant reduction achieved in just two passes of the algorithm.