



**Figure 1**

Without architecture and transistor optimizations, whose results this graphic omits, newer FPGAs would exhibit much higher dynamic and—especially—static power draw, even with the same number of I/O buffers and at lower operating voltages than predecessors, due to increased transistor integration, faster clock frequencies, and higher leakage current (courtesy Altera).