

Edited by Bill Travis and Anne Watson Swager


Switching regulator drives robot motor

Donald Comiskey, Power Trends Inc, Warrenville, IL

THE CIRCUIT IN **Figure 1** shows an example of how you can use an integrated switching regulator (ISR) to efficiently vary the speed of a permanent-magnet dc motor. In this application, the rotating head of a robot senses the presence of an oncoming object (perhaps a human). If the robot senses an object, it slows the rotation of its head to closely survey the surroundings. If an object is indeed present and comes within a certain distance of the robot, the robot's head stops rotating and "looks" in the direction of the object. The robot uses a typical proximity-detection device that senses reflected light (**Figure 2**). It's nose contains a photodetection device that senses the light that reflects from an oncoming object. The primary source of the light is the robot's eyes, which contain two lamps. The photodetector in the nose resides in a black tube to reduce the effects of ambient light.


The sensed light causes a photodetection current to flow through the photodetector and R_4 , developing a voltage across R_4 (**Figure 1**). The LM324 op amp, which you configure as a noninverting amplifier with an adjustable gain of

Figure 1



This robotic circuit uses an integrated switching regulator as a power op amp to control the rotation of an object-seeking robot's head.

Figure 2



R2D2 has lamps in his eyes to provide a light source and a photodetector in his nose to detect light reflected from an oncoming object.

Switching regulator drives robot motor	99
Simple fix adds door-chime repeater	100
Clock multiplier circumvents PLL	102
Synthesize optimal digital-frequency dividers	104
Voltage regulator controls scanner-lamp brightness	108
Simple changes improve Schmitt trigger	110

Clock multiplier circumvents PLL

Jose Carlos Cossio, Santander, Spain

USING A STANDARD PLL CIRCUIT, such as the CMOS 4046B with some passive components, is a well-known way to design a clock multiplier. Unfortunately, using a PLL in a digital circuit has two disadvantages: It takes a long time for the circuit to reach a stable output frequency, and the frequency-drift compensation has a complex design.


An alternative clock-multiplier ap-

proach uses simple combinatorial logic and a delay line (Figure 1). By taking into account the propagation delays in combinatorial logic and the fact that most logic designs are edge-triggered, the circuit can multiply by 2, 3, 4, and potentially beyond. You can use this technique to increase the system clock speed and maintain a low-frequency clock for the rest of the circuit, thereby helping to re-


duce EMI and cost in high-speed logic designs. Also, the circuit exhibits a very fast start-up. This approach is common in modern μ P architectures that use clock-doubling techniques to achieve better performance at low costs.

In place of the silicon delay line, you could use standard CMOS logic. However, the differing propagation delays for high-to-low and low-to-high transitions

Figure 1




(a)



(b)

Using a delay line and a phase-comparison scheme with XOR gates (a), this circuit multiplies the input clock by 2, 3, and 4 without a PLL (b).

Figure 2



Internally delayed clock signals produce the desired clock-multiplication factors of 2× (a), 3× (b), and 4× (c).

($t_{pdHL} \neq t_{pdLH}$) presents a problem. A standard delay line with fixed and known delay taps is preferable.

The circuit in **Figure 1a** uses a Dallas Semiconductor (www.dalsemi.com) DS-1010-400 delay line, which has 10 built-in fixed delays of 40 nsec, to implement a 2×, 3×, and 4× clock multiplier that operates from an external 1.0416-MHz clock. This design requires XOR gates with short propagation delays, such as advanced-bipolar or fast CMOS gates with propagation delays of less than 10

nsec, so that the XOR-gate delays are negligible.

The circuit works by using the XOR gates to perform a phase comparison. These gates monitor the difference between the incoming clock signal and the delayed clock signals. First, the circuit shifts right, or delays, the signal to be multiplied: once for 2×, twice for 3×, three times for 4×, and so on. Then, because an XOR gate sits between the source and the delayed signals, the result of the XOR operation is the signal mul-

tiplied by 2, 3, and 4. The resultant clock signals have the same duty cycle as the incoming signal (**Figure 1b**). **Figure 2** shows the internally delayed clock signals that are necessary to produce the 2×, 3×, and 4× clocks. (DI #2344).

TO VOTE FOR THIS DESIGN,
CIRCLE NO. 313

Synthesize optimal digital-frequency dividers

Lindo St Angel, PrairieComm Inc, Arlington Heights, IL

FOR MANY APPLICATIONS, you need to divide a reference clock into one or more subclocks to use in different parts of the system. Sometimes, this divider circuit is simple. For example, a circuit that divides by an integer number is easy to construct using a few flip-flops and assorted logic gates. However, often you must build a noninteger divider, for example, a divide by 7/8 or 512/1025. In these cases, you could use a divider and a PLL to divide the input reference by the

denominator and then multiply the result by the numerator, but the circuit would become relatively complex and require analog components.

However, if your application can tolerate some clock jitter, there is another answer: the binary-rate-multiplier (BRM) circuit. This well-known circuit works by multiplexing two dividers into and out of the divide path. Unfortunately, it is sometimes difficult to find the set of design parameters that gives the least

amount of jitter and the desired divider ratio. Using the following method and circuit you can easily generate optimum BRMs.

The average frequency, f_{OUT} , of the BRM output is:

$$f_{OUT} = f_{IN} \cdot \frac{(REP_1 + REP_2)}{(REP_1 \cdot DIV_1) + (REP_2 \cdot DIV_2)} \quad (1)$$

where f_{IN} is the frequency of the input ref-

erence clock, DIV_1 is the number of times the first divider divides the input clock, DIV_2 is the number of times the second divider divides the input clock, REP_1 is the number of input clock cycles for which the first divider is active, and REP_2 is the number of input clock cycles for which the second divider is active.

Instantaneous frequency of the BRM output equals the frequency of the input clock divided by the the active divider. The BRM output jitters between these two frequencies. However, you can minimize this jitter by choosing the parameters DIV_1 and DIV_2 according to

$$DIV_1 = \text{INT} \frac{f_{IN}}{f_{OUT}}, \quad (2)$$

and

$$DIV_2 = DIV_1 + 1. \quad (3)$$

You then need to choose values for the parameters REP_1 and REP_2 . One way to

choose these values is to transform **Equation 1** into an optimization problem and finding the values of REP_1 and REP_2 that minimize the transformed equation, given your chosen values for DIV_1 and DIV_2 :

$$\min Z = \frac{f_{IN}}{f_{OUT}} \cdot \frac{(REP_1 + REP_2)}{(REP_1 \cdot DIV_1) + (REP_2 \cdot DIV_2)} - 1. \quad (4)$$

The constraints on this equation are that Z is greater than or equal to zero and that REP_1 and REP_2 are integers that are greater than or equal to unity.

You can solve **Equation 4** using integer nonlinear optimization techniques. Many commercial software packages, including Microsoft Excel, solve these classes of problems. Enter **Equation 4** into Excel and use the solver from the tools menu to operate on the equation, using the above constraints.

To get Z to exactly equal zero, it is important to increase the solver's precision and tolerance settings to about 10 times their default values. Also, make sure that you check your results by plugging in all values and checking that Z exactly equals zero. If it doesn't, you have to increase the solver's precision and tolerance settings.

Once you have obtained values for all the parameters, you can use them in the Verilog model to get a circuit from a logic-synthesis tool (**Listing 1**). If you don't have access to logic synthesis, the Verilog model can give you some idea of how to manually build up the circuit from gates. You can download **Listing 1** from *EDN's* Web site, www.ednmag.com. Click on "Search Databases/Links Page," and then enter the Software Center to download the file for Design Idea #2358. (DI #2358).

TO VOTE FOR THIS DESIGN,
CIRCLE NO. 314

LISTING 1—BINARY-RATE-MULTIPLIER VERILOG

```
// Ports:
//
// clkkin:      Clock input to be divided down.
// rstb:       Reset, active Low input.
// clkcout:    Binary Rate Multiplied clock signal output.
//
module brm (clkkin, rstb, clkcout);
//
// Change parameters below to yield the desired BRM.
//
// You can do this from the module which instantiates the BRM by:
// inst_brm #(div1, rep1, div2, rep2) brm;
//
// The divide ratio is equal to:
// (rep1 + rep2)/(rep1*div1 + rep2*div2)
//
// The default parameters give a 7/18 divide ratio.
//
parameter div1 = 2; // Divider one
parameter rep1 = 3; // Number of times to repeat divider 1
parameter div2 = 3; // Divider two
parameter rep2 = 4; // Number of times to repeat divider 2
//
// These parameters must be chosen so that synthesis will create a
// large enough counter. The mbit parameter is chosen so that two raised
// to the power of mbit is equal to or greater than the max of (div1, div2).
// The sbit parameter is chosen so that two raised to the power
// of sbit is equal to or greater than the max of (div1*rep1, div2*rep2).
//
parameter mbit = 2; // Number of bits needed for main counter
parameter sbit = 4; // Number of bits needed for state counter
//
input clkkin, rstb;
output clkcout;
//
reg [(mbit - 1):0] mcnt;
reg [(sbit - 1):0] scnt;
reg clkcout, state, rst_mcnt, rst_scnt;
//
wire rst;
assign rst = ~rstb;
//
// Main Counter.
//
always @(posedge clkkin or posedge rst)
  if (rst == 1'b1)
    mcnt = 0;
  else
    if (rst_mcnt == 1'b1)
      mcnt = 0;
    else
      mcnt = mcnt + 1;
//
// Main Counter reset generation.
// This is used to switch the modulus of the Main Counter.
//
always @(mcnt)
  case (state)
    1'b0 : rst_mcnt = (mcnt == (div1 - 1)) ? 1'b1 : 1'b0;
    1'b1 : rst_mcnt = (mcnt == (div2 - 1)) ? 1'b1 : 1'b0;
  endcase
//
// Output Register
//
always @(posedge clkkin or posedge rst)
  if (rst == 1'b1)
    clkcout = 1'b0;
  else
    clkcout = rst_mcnt;
//
// State Counter and State Flag generation.
// When State Flag is Low, the BRM is using the first divide ratio,
// when State Flag is High, the BRM is using the second divide ratio.
//
always @(posedge clkkin or posedge rst)
  if (rst == 1'b1)
    begin
      scnt = 0;
      state = 1'b0;
    end
  else
    if (rst_scnt == 1'b1)
      begin
        scnt = 0;
        state = ~state;
      end
    else
      scnt = scnt + 1;
//
// State Counter reset generation.
// This is used to switch the modulus of the State Counter.
//
always @(scnt)
  case (state)
    1'b0 : rst_scnt = (scnt == ((div1 * rep1) - 1)) ? 1'b1 : 1'b0;
    1'b1 : rst_scnt = (scnt == ((div2 * rep2) - 1)) ? 1'b1 : 1'b0;
  endcase
endmodule
```

Voltage regulator controls scanner-lamp brightness

Chester Simpson, National Semiconductor, Santa Clara, CA


AN IMAGE-SCANNING DEVICE performs best when the scanner IC controls the brightness of the image reflected into the light sensors. The best way to control brightness is by adjusting the intensity, or light output, of the fluorescent lamp that shines light onto the scanned item. Traditionally, adjustable

brightness has been economically unfeasible in most scanners because it is costly to implement a high-current voltage source that is also software-programmable. However, you can use a simple, low-cost circuit to implement full-range lamp-brightness control (Figure 1).

The fluorescent lamps in most low-


cost scanners operate from a fixed 12V source, which operates the lamp at maximum brightness. If you reduce the source to a lower voltage, you can adjust the brightness of the lamp to virtually any level. You can accomplish the voltage change using a circuit that takes in 12V and produces a regulated dc output volt-

Figure 1



A lamp-brightness control regulator provides full-range brightness control depending on the duty cycle of the control signal from IC₁.

Figure 2



NOTES:
 ALL RESISTORS ARE 5% TOLERANCE, 1/8W, UNLESS OTHERWISE INDICATED.
 C₁ AND C₅ ARE SOLID TANTALUM. ALL OTHER CAPACITORS ARE CERAMIC.
 SOLDER Q₁ TO PC BOARD WITH COPPER AREA ≥1 IN.² FOR HEAT SINKING.

This control regulator averages the control signal to provide an adjustable reference input to IC_{1b} that ultimately determines the level of V_{out}.

age that varies from 0 to 12V, depending on the lamp-brightness control signal coming from IC₁'s scanner IC. IC₁ sets the duty cycle of the control signal, which is a 5V pulse train.

The lamp-brightness control regulator takes in 12V and regulates this input to any voltage from 0 to 12V (**Figure 2**). Because the on-resistance of the NDP6020P FET is only approximately 50 mV, the maximum regulated output voltage the circuit provides is within approximately 25 mV of the input voltage at the typical lamp current of 0.5A.

The circuit generates a regulated output using error-amplifier IC_{1B}, the R₁/R₂ resistive divider, and an adjustable reference voltage at Pin 6 of IC_{1B}. The circuit produces this reference voltage by averaging the input control signal's square-wave pulse train. R₃, C₃, R₄, and C₄ filter

the square waves into a dc voltage. The voltage across C₄ is the average value of the pulse train, which is directly proportional to the duty cycle:

$$V_{C4} = 5V \cdot \text{DUTY CYCLE.}$$

By adjusting the duty cycle of the 5V pulse train, you can linearly vary the reference voltage at Pin 6 of IC_{1B} from 0 to 5V. You can program a maximum of 4095 duty-cycle values for the LM9830 scanner IC, which yields 4095 brightness levels.

IC_{1B} compares the voltage across C₄ with the voltage at the center of R₁ and R₂, which the circuit derives from V_{OUT}. The regulating action of IC_{1B} constantly adjusts the gate-drive voltage to Q₁, forcing V_{OUT} to a value that keeps equal the voltages at the inputs of IC_{1B}. In this way, the voltage at C₄, which is proportional to

the duty cycle of the pulse train, controls the regulated voltage, V_{OUT}. You can calculate V_{OUT} using the following equation:

$$V_{OUT} = V_{C4} \cdot \frac{R_1 + R_2}{R_2} = V_{PK} \cdot \text{DUTY CYCLE} \cdot \frac{R_1 + R_2}{R_2},$$

where V_{PK} is the peak amplitude of the pulse train (5V in this application) and duty cycle is the pulse on-time divided by the total period.

R₃, R₆, C₁, C₂, and C₅ are necessary for compensation and stability. For the component values in the **figure**, the best performance occurs when the frequency of the pulse train is 10 to 50 kHz. (DI #2356).


TO VOTE FOR THIS DESIGN,
CIRCLE NO. 315

Simple changes improve Schmitt trigger

Ron Patrick, ECM, Los Altos, CA

THE CLASSICAL SCHMITT trigger circuit that you'll find in textbooks provides some noise immunity, such as for the front end of magnetic pickup in position-sensor circuits (**Figure 1a**). You adjust the two threshold levels using R₁ and R₂ or R₂ and R₃. The circuit works acceptably but has two problems. First, each resistor affects both levels, making the circuit adjustment an iterative process. Second, the op amp's current-sinking ability limits your choices for R₃ and, hence, your ability to adjust the circuit. The improved trigger circuit in **Figure 1b** has independently adjustable levels; you first adjust R₁ and then R₂. The circuit also eliminates the sensitivity to the op amp's current-sinking capability. (DI #2361).

Figure 1



The classical Schmitt-trigger circuit (a) requires an iterative adjustment and the op amp's sink current affects the ability to adjust the circuit. The adjustable levels of an improved circuit (b) are completely independent.

TO VOTE FOR THIS DESIGN,
CIRCLE NO. 316

Design Idea Entry Blank

Entry blank must accompany all entries. \$100 Cash Award for all published Design Ideas. An additional \$100 Cash Award for the winning design of each issue, determined by vote of readers. Additional \$1500 Cash Award for annual Grand Prize Design, selected among biweekly winners by vote of editors.

To: Design Ideas Editor, EDN Magazine
275 Washington St, Newton, MA 02158

I hereby submit my Design Ideas entry.

Name _____

Title _____

Phone _____

E-mail _____ Fax _____

Company _____

Address _____

Country _____ ZIP _____

Design Idea Title _____

Social Security Number _____
(US authors only)

Entry blank must accompany all entries. (A separate entry blank for each author must accompany every entry.) Design entered must be submitted exclusively to *EDN*, must not be patented, and must have no patent pending. Design must be original with author(s), must not have been previously published (limited-distribution house organs excepted), and must have been constructed and tested. Fully annotate all circuit diagrams. Please submit software listings and all other computer-readable documentation on a IBM PC disk in plain ASCII.

Exclusive publishing rights remain with Cahners Publishing Co unless entry is returned to author, or editor gives written permission for publication elsewhere.

In submitting my entry, I agree to abide by the rules of the Design Ideas Program.

Signed _____

Date _____

Your vote determines this issue's winner. Vote now, by circling the appropriate number on the reader inquiry card.