



Figure 2 A digital SMPS control loop replaces the error amplifier with an ADC. The digital PWM requires a high-speed clock to provide the necessary edge-timing resolution.