



Figure 2 The sample timing diagram illustrates the loading of \$F0 byte into an external shift register.