



Figure 1 In this example of the min-cut approach to reducing leakage-power consumption, the synthesis tool has swapped logic gates in the critical paths to low- V_{TH} gates to meet timing constraints.