



Figure 1 Xilinx's continued use of triple oxide and hard IP helps the Virtex-5 achieve 35% lower dynamic power and maintain the same leakage rate of its 90-nm Virtex-4.

---