



Figure 2 In this alternative design, voltage across both halves of D₁ normally approaches 0V and introduces no leakage currents. During an ESD event, both D₁ and D₂ conduct to protect IC₁'s inputs.