



**Figure 9** Figure 6's closed-loop-load-tester step response is quick and clean, showing 50-nsec edges and a flat top. ( $Q_1$ 's current is Trace B.)  $A_1$ 's output (Trace A) swings only 50 mV, allowing wideband operation. Trace B's presentation is slightly delayed due to voltage and current-probe time skew.

---