



**Figure 3** The timing diagram shows the relationship between the clock and the three-phase outputs.