



**Figure 1** A simple lowpass filter changes the PWM digital output from an FPGA to an analog voltage level. The maximum ripple occurs at a 50% duty cycle.