



Figure 1 Cascading three identical PLLs amplifies jitter peaking (a). Avoid this problem by selecting overdamped PLLs (b), three different PLLs (c), the lowest bandwidth for the last PLL (d), or an alternative clock tree (e).