



Figure 1 When programmed into a CPLD, this algorithm expeditiously generates a synchronizing signal at half the input frequency.