

## Measure power-line distortion with a mixed-signal-THD analyzer

John R Ambrose, Mixed Signal Integration, San Jose, CA

Because of the performance of compressors and other inductive loads, it becomes more important to monitor the distortion on a power line. With alternative power sources, such as wind or solar, a distorted 60-Hz sine wave is more likely to be present. To measure this distortion, you can use a mixed-signal-THD (total-har-

monic-distortion) analyzer to monitor the fundamental frequency amplitude and the second-, third-, fourth-, and fifth-harmonic content of the input signal. The analyzer, from Mixed Signal Integration ([www.mix-sig.com](http://www.mix-sig.com)) includes five bandpass filters and two op amps. The op amps provide gain and continuous-time filtering. The

### DIs Inside

70 Wireless "battery" energizes low-power devices

72 Solid-state analog-data recorder runs for 7.4 days

74 Wideband peak detector operates over wide input-frequency range

► What are your design problems and solutions? Publish them here and receive \$150! Send your Design Ideas to [edndesignideas@reedbusiness.com](mailto:edndesignideas@reedbusiness.com).




Figure 1 This mixed-signal-THD analyzer monitors the fundamental frequency amplitude and the second-, third-, fourth-, and fifth-harmonic content of the mains-input voltage.

analyzer also has digital-gain control for measurements in which the input amplitude is 10 or 20 dB lower than nominal: 2V p-p. The outputs of the analyzer are analog. Depending on the display that an application requires, you could tie the outputs to a barcode interface, such as the LM3915 for 3-dB steps, or interface them with a multiplexer on a microcontroller for a digital readout.

Figure 1 shows the connections of

the analyzer to the mains supply. A “wall-wart” transformer reduces the 120V mains voltage to 9V ac. This transformer provides 1500V isolation from primary to secondary and has low-distortion performance. The resistors in the divider act as fuses in case of a large surge voltage, and they reduce the voltage you apply to the analyzer. The back-to-back diode clamp protects the analyzer during momentary overvoltage conditions. In addition,

a 220V MOV (metal-oxide varistor) across the transformer’s primary protects the transformer. The analog ground centers on 2.5V and is derived from a 100-k $\Omega$  resistor-divider network. A 0.1- $\mu$ F capacitor provides ac filtering. A 74HC4060 operates at 15.360 MHz; the divide-by-4096 (Q12) output connects to the analyzer’s input-clock signal and supplies the clock for the device’s switched-capacitor filters. **EDN**

## Wireless “battery” energizes low-power devices

Carlos Cossio, Santander, Spain




Figure 1 A simple 13.56-MHz oscillator energizes an antenna coil, broadcasting power to the receiving circuit in Figure 2.




Figure 2 This receiver rectifies the signal from the oscillator in Figure 1, powering low-current consumer gadgets.

Wireless connectivity is a growing trend in portable consumer gadgets. Unfortunately, designs cannot achieve true mobility because of short battery life, so the power cord still must connect the device to the power grid to get the required energy or to recharge the batteries. However, thanks to the low-power requirements of today’s electronic devices, it is feasible to power them wirelessly. This Design Idea describes a simple approach to wirelessly transmitting energy to low-power devices at distances as great as 10 cm. This design uses the resonant-inductive-coupling principle working at 13.56 MHz. The system comprises the RF-power transmitter and the RF-power receiver.

Figure 1 shows the transmitter circuit, which incorporates a 13.56-MHz oscillator. The oscillator encompasses a CMOS 4069 inverter using power from a 9V battery to get a wide voltage swing. The oscillating signal then passes through a push-pull output stage comprising two small-signal MOSFETs to get enough current in the output coil. Finally, the output signal broadcasts to the outside by means of a serial-resonant-LC circuit incorporating a coil and a 60-pF variable capacitor tuned to 13.56 MHz.

Figure 2 shows the receiver circuit, which comprises an LC network tuned to a carrier frequency of 13.56 MHz. It includes a coil and a 60-pF variable capacitor in parallel with the coil. A full-bridge rectifier comprising four 1N4001 diodes rectifies RF power. Rectification efficiency is approximately



# Wideband peak detector operates over wide input-frequency range

Jim McLucas, Longmont, CO

This Design Idea builds on a previous one (Reference 1) to realize a precision peak detector with a bandwidth of 15 to 30 MHz or more, depending on the maximum input-signal level of your application. The crucial feature of this Design Idea is an ultrafast comparator that provides the high slew rate and low propagation delay that this application requires. The comparator in this design is the Analog Devices (www.analog.com) AD8561, a 7-nsec device (Reference 2). This peak detector provides accuracy from 100 Hz

to more than 14 MHz at input-signal levels of 100 mV p-p to 6V p-p. At higher frequencies, the maximum usable input-signal level decreases. The circuit exhibits an accuracy of  $\pm 3\%$  over much of the input-level range. Also, its high input impedance of about 100 k $\Omega$  in parallel with 3 pF does not significantly load the circuit under test in many applications; 3 pF results in an impedance of 3.5 k $\Omega$  at 15 MHz.

Referring to Figure 1, the high-input-impedance buffer comprising IC<sub>1</sub> and its associated components provides

the ac signal to the ultrafast comparator, IC<sub>3</sub>. The output of IC<sub>1</sub> centers on 0V dc by the action of op amp IC<sub>2A</sub> and its associated components, which sample the dc level at Pin 6 of IC<sub>1</sub> and then provide a dc-correction voltage to Pin 3 of IC<sub>1</sub>. This action virtually eliminates the effects of IC<sub>1</sub>'s input-offset voltage and input-bias currents. R<sub>1</sub>, R<sub>4</sub>, and C<sub>1</sub> provide a small amount of gain boost as the frequency increases to 25 MHz, and C<sub>5</sub> then begins to roll off the gain.

The input signal capacitively couples to the input buffer, so, for proper operation, the input-ac signal must have a symmetrical waveform, such as a sine wave. An unsymmetrical waveform has a shift in its peak value after passing through C<sub>2</sub>, and, as a result, the output of the peak detector will be inaccurate.




Figure 1 This precision peak detector uses an ultrafast comparator to achieve high accuracy over a wide input-frequency range.

The output of comparator IC<sub>3</sub> swings high when the input at Pin 2 is higher than the dc level at Pin 3. This action, in turn, charges holding capacitor C<sub>19</sub> through R<sub>17</sub>, D<sub>4</sub>, D<sub>3</sub>, D<sub>6</sub>, and R<sub>23</sub>. When the voltage on C<sub>19</sub> is higher than the peak signal level at Pin 2 of IC<sub>3</sub>, the comparator stops providing charging pulses at its output. At equilibrium, the comparator provides output pulses with the correct amplitude and width to maintain the voltage on C<sub>19</sub> at approximately the peak level of the input signal. The high-input-impedance dc buffer, IC<sub>2B</sub>, minimizes the discharging of C<sub>19</sub> between charging pulses.

The network comprising R<sub>24</sub>, R<sub>25</sub>, and C<sub>20</sub> filters and attenuates the dc output by 2.1%. This attenuation is necessary because the output tends to be slightly higher than the actual peak level of the input signal at Pin 3 of IC<sub>1</sub>. The circuitry comprising IC<sub>2C</sub> and its associated components provides a novel feature: a voltage boost at Pin 14 of IC<sub>2C</sub> as the voltage on holding capacitor C<sub>19</sub> increases. The circuitry

then applies this voltage boost to R<sub>16</sub>, which in turn causes the voltage swing at the junction of R<sub>16</sub> and R<sub>17</sub> to increase as the charge on C<sub>19</sub> increases. This action causes the amplitude of the pulses driving D<sub>4</sub> to increase. This action maintains a relatively constant drive to C<sub>19</sub> as its charge increases.

Diode D<sub>1</sub> keeps the voltage at the output of IC<sub>3</sub> from exceeding its supply voltage. Diode D<sub>2</sub> keeps the boost voltage from going to a large negative level at start-up, which could cause the circuit to latch up. The switching action of the comparator and diode D<sub>3</sub> prevents latch-up due to a large positive-boost transient. This circuit exhibits no indication or tendency for instability. The maximum input signal is 6V p-p because of the input common-mode-voltage specification of the AD8561 comparator. The supply voltages for the input buffer are  $\pm 6.5V$  to avoid the possibility of severely overdriving the comparator.

You can improve the precision of the circuit by substituting a 100-k $\Omega$  poten-

tiometer for R<sub>4</sub> to provide an output-level adjustment, and a dc-offset adjustment would improve accuracy at low signal levels.

This circuit used a 300-MHz-bandwidth oscilloscope to make the performance measurements. As a result, the data in **Table 1**, which is available in the online version of this Design Idea at [www.edn.com/071122di1](http://www.edn.com/071122di1), may include some measurement errors. Therefore, take the results in the **table** as representing the circuit's performance rather than as precise data. The data is simply the result of the best equipment on hand when the measurements were made. **EDN**

## REFERENCES

1. McLucas, Jim, "Precision peak detector uses no precision components," *EDN*, June 10, 2004, pg 102, [www.edn.com/article/CA421510](http://www.edn.com/article/CA421510).
2. "AD8561 ultrafast 7 ns single supply comparator," Analog Devices, [www.analog.com/UploadedFiles/Data\\_Sheets/AD8561.pdf](http://www.analog.com/UploadedFiles/Data_Sheets/AD8561.pdf).