



Figure 3 Another variant of this design shows how to manage without a requirement for minimal reverse current in D_1 .