



Figure 1 In a data transfer across clock domains, the data must be stable when enable is asserted. Too short of a margin between data setup and enable assertion can result in data corruption.