



Figure 3 Chip designers use P- and N-channel FETs in CMOS ICs (a). When the inputs to the transistor exceed the power-supply rails, latch-up conditions occur. This excursion causes free carriers in the substrate, which triggers the creation of a parasitic silicon-controlled rectifier (b). This excursion also shorts the positive-supply voltage to the negative-supply voltage.