



Figure 1 The basis for the operation of this circuit is the simultaneous tracking of the V_{INA} and V_{INB} input voltages on capacitors C_1 and C_2 and a stacking of these capacitors within the sample interval on capacitor C_3 .