



Figure 3 The PCIe separate-clock architecture employs a second reference clock in the receiver.