



Figure 1 Through the design flow, designers refine their estimates of FPGA power consumption.
