



Figure 4 Normal operation inverts half of the address bus on the postregister to prevent simultaneous-switching-output noise.