



Figure 5 During an MRS command, the timing through the register automatically switches to driving the data for three clock cycles to account for the simultaneous-switching-output effect.