



Figure 1 A clock-recovery circuit in an FPGA recovers data in a 1.5-Mbps data stream.