Integration amassed: analyzing a NAS
By Brian Dipert, Senior Technical Editor - January 21, 2010
Make it better, but make it cheaper, too. This seeming contradiction confronts consumer-electronics engineers designing each new generation’s worth of hardware in comparison with its predecessor. How did Western Digital address the disparity? And how far has single-drive consumer NAS (network-attached-storage) technology progressed in the past few years? (See “Mini-NAS: an unfinished masterpiece?” EDN, Oct 26, 2006, pg 40.)
Western Digital’s My Book World Edition NAS device is so named because users can potentially access it from anywhere in the world. Befitting its front-panel illumination scheme, the second-generation iteration is commonly known as the “white-light” model, which follows the initial “blue-ring” version from two years before. This highly integrated design includes only a few chips. The backside (not shown) of the PCB (printed-circuit board) is virtually bare.

1. The heart of the My Book World Edition is Oxford Semiconductor’s OXE810 SOC (system on chip), now known as the PLX810 because PLX Technology acquired the company a year ago. This SE version of the IC supports single-drive configurations; Western Digital’s My Book World Edition II contains the PLX810DSE, which handles two hard-disk drives and optionally implements RAID (redundant-array-of-inexpensive-disk) 0 and RAID 1 drive configurations.

2. You waste intra-NAS performance if the network connection is the speed bottleneck. The PLX800 integrated only a 10/100-Mbps Ethernet PHY (physical) layer, so Western Digital bolted an external 1-GbE (gigabit-Ethernet) transceiver to the SOC’s PCI (peripheral-component-interconnect) port. The PLX810 integrates 1-GbE MAC (media-access-controller) capabilities. LSI Logic’s ET1011C2-C 1-GbE PHY completes the Ethernet picture.
|
3. Some reviewers of the first-generation My Book World Edition complained about its low performance, both from a user-interface-response perspective and with respect to its over-network read and write speeds. Western Digital seemingly focused attention on this shortcoming with the second-generation design, whose PLX810 contains an ARM9 core running at 367 MHz versus 200 MHz on the PLX800 used in the first-generation My Book World Edition NAS. The PLX810 also mates to 1 Gbit of DDR2 SDRAM with a 16-bit interface, whereas the PLX800 used DDR SRAM. The end results of these SOC enhancements are claimed 39-Mbyte/sec read and 25-Mbyte/sec write speeds, versus 7.5-Mbyte/sec reads and writes on the PLX800.
The My Book World Edition appears at first glance to be an open-source advocate’s dream by virtue of the fact that the company makes GPL (general-public-license)-covered code freely available for download from its Web site. Any enhancements you might develop are seemingly for naught, however, because Western Digital defines no capability to upload new software to the device. Don’t worry, though; clever hackers uncovered an undocumented serial port, which uses nonstandard voltage levels, on the PCB. The enthusiasts will need to recompile some of the code for the blue-ring My Book World Edition before it will run on the white-light successor, though.
The PLX810 supports hardware-based encryption of information stored on a mated hard-disk drive, but Western Digital chose not to implement that feature.
The air-cooling vents arrange in Morse Code patterns that spell out words such as “personal,” “reliable,” “innovative,” “simple,” and “design.” The My Book World Edition includes a USB (Universal Serial Bus) port, but the factory-supplied firmware enables its use only to augment the NAS’ internal memory, not as a print-server portal.
Understanding SSD over-provisioning
The future of computers - Part 1: Multicore and the Memory Wall
GNSS Receiver Frequency Reference for Successful Satellite Navigation
Embedded Systems Architecture, Device Drivers - Part 1: Interrupt Handling
The Right and Wrong Way to Implement Cryptographic Algorithms in Embedded Electronic Systems
Memory Hierarchy Design - Part 1. Basics of Memory Hierarchies
Embedded Operating Systems - Part 1: Process implementation
Currently no items
