| Figure 1 |
 |
| A typical CPLD architecture is the Cypress CYC371 Flash370. A global interconnect routes the required signals to the logic blocks. The available resources include 32 macrocells, 36 inputs to each logic block, and 80 general-purpose product terms per logic block. |
back |