FIGURE 3B

A PCI write transaction(b) starts when FRAME# asserts for the first time(which also occurs on clock 2). However, no turnaround cycle is required following the address phase because the bus master provides both address and data.

Figure 3a

back