| FIGURE 2 |
 |
| This timing diagram shows that it takes two machine cycles to trigger the timer, after which time the DSP grants the bus to the sequence generator. |
back |
| FIGURE 2 |
|
| This timing diagram shows that it takes two machine cycles to trigger the timer, after which time the DSP grants the bus to the sequence generator. |
back |