| FIGURE 5 |
 |
| Unlike a logic simulator, which operates in a single-delay mode, a dynamic-timing analyzer simulates the ambiguity across a delay pair. |
back |
| FIGURE 5 |
|
| Unlike a logic simulator, which operates in a single-delay mode, a dynamic-timing analyzer simulates the ambiguity across a delay pair. |
back |