Deltasigma ADCs in a nutshell, part 2: the modulator
A deltasigma converter uses many samples from the modulator to produce a stream of 1bit codes. The deltasigma ADC accomplishes this task by using an inputsignal quantizer running at a high sample rate. Like all quantizers, the deltasigma modulator takes an input and produces a stream of digital values that represents the voltage of the input. You can look at the deltasigma modulator in the time or in the frequency domain. If you look at a timedomain representation, you can see the mechanics of a firstorder modulator (Figure 1).
The modulator measures the difference between the analoginput signal and the analog output of a feedback DAC. An integrator then measures the analogvoltage output of the summing junction and presents a sloping signal to the 1bit ADC. The 1bit ADC converts the integrator’s output signal to a digital one or zero. Using the system clock, the ADC sends the 1bit digital signal to the modulator’s output, as well as back through the feedback loop, where a 1bit DAC is waiting.

The 1bit ADC digitizes the signal to a coarse output code that has the quantization noise (e_{i}) of the converter. The modulator output is equal to the input plus the quantization noise, (e_{i}–e_{i–1}). As this formula shows, the quantization noise is the difference of the current error (e_{i}) minus the previous error (e_{i–1}) of the modulator. The timedomain output signal is a pulsewave representation of the input signal at the sampling frequency, f_{S}. If you average the outputpulse train, it equals the value of the input signal.
The frequencydomain diagram tells a different story (Figure 2). The timedomain output pulses in the frequency domain appear as the input signal (or spur) and shaped noise. The noise characteristic in Figure 2 is the key to the modulator’s frequency operation.
Unlike most quantizers, the deltasigma modulator includes an integrator that shapes the quantization noise. The noise spectrum at the modulator output is not flat. More important, in a frequency analysis, you can see how the modulator shapes the noise to higher frequencies, facilitating the production of a higher resolution result.
The modulator output in Figure 2 shows that the quantization noise of the modulator starts low at 0 Hz, rises rapidly, and then levels off at a maximum value at the modulator sampling frequency.
Integrating twice with a secondorder modulator, instead of just once, is a great way to minimize lowfrequency quantization noise. Most deltasigma modulators are of a higher order. For instance, the designs of the more popular deltasigma converters include second, third, fourth, fifth, or sixthorder modulators. Multiorder modulators shape the quantization noise even harder to higher frequencies.
References 

Manipulate analog filter gain to align op amps
Complete the simulation of your ADC with IBIS
Simulating the frontend of your ADC
Painless reduction of analog filter noise
The inner workings of the threeopamp INA
Will the right voltage reference stand up?
Measuring amplifier DC offset voltage, PSRR, CMRR, and openloop gain
PCB signal coupling can be a problem
Accidental engineering: 10 mistakes turned into innovation
That 60Wequivalent LED: What you don’t know, and what no one will tell you…
6 famous people you may not know are engineers
DC distribution in your house and 42V cars
10 tips for a successful engineering resume
The 5 greatest engineers of all time
Higgs Pt. 9: What makes King Carl XVI Gustaf think it’s the Higgs Boson?
10 things you may not know about Tesla
Analog Fundamentals: Instrumentation for impedance measurement
Will tying tuition payments to graduate earnings discourage STEM?
Memories of EDN: A far cry from chemistry
IoT has not yet lived up to the hype
DC distribution in your house and 42V cars
LEDs in stores could leave a bad taste in your mouth
Lowpower measurement techniques
Measure of Chaos: When Uncertainty Runs Amok
That 60Wequivalent LED: What you don’t know, and what no one will tell you…
1st permanent transatlantic telegraph cable completed, July 27, 1866