System update - EDA updates promise stronger, faster design
Synopsys has upgraded its IC Compiler to speed design closure and support the latest process technologies. Synopsys IC Compiler Version 2013.03 now supports final-stage ECOs to close a design in combination with Synopsys PrimeTime. Here, PrimeTime provides signoff-accurate ECO guidance used by IC Compiler with its new minimum physical-impact ECO features to reduce perturbations of the layout in the final stages of development. Along with the compiler's incremental physical verification capability, the minimum physical-impact ECO capability can offer a significant reductino in turnaround time for ECO closure. For more information, visit Synopsys.
Altera addresses the needs of FPGA designers with its latest release of Quartus II software. The new version, Quartus II version 13.0, offers a 25% reduction in compile times for designs targeting its 28mm FPGAs and SoCs and 50% improvement in compile times for designs targeting its 28mm Stratix V FPGAs, according to the company. The new version also offers a number of significant capabilities including:
- SDK for OpenCL - providing simpler programmable access to FPGA development for software developers (see also: SDK for OpenCL helps software engineers harness FPGA performance)
- Qsys system integration tool - offering expanded support for ARM-based Cyclone V SoCs
- DSP Builder design tool - supporting implementation of high-performance fixed- and floating-point algorithms in DSP designs