datasheets.com EBN.com EDN.com EETimes.com Embedded.com PlanetAnalog.com TechOnline.com   UBM Tech
UBM Tech

Software toolkit unifies debugging across ARM and FPGA domains in Altera SoCs

December 27, 2012

Altera and ARM have announced the  ARM Development Studio 5 (DS-5) Altera Edition toolkit designed to remove the debugging barrier between the integrated dual-core CPU subsystem and FPGA fabric in Altera SoC devices. The new toolkit integrates ARM and FPGA debugging in a single development soution designed to provide greater control and visibility in Altera SoC-based embedded system designs.

Altera SoC devices combine a dual-core ARM Cortex-A9 processor with FPGA logic on a single device, enabling developers to create custom field-programmable SoC variants by implementing user-defined peripherals and hardware accelerators in the FPGA fabric. The DS-5 toolkit dynamically adapts to unique FPGA configurations within the SoC to unify all software debugging information from the CPU and FPGA domains with the standard DS-5 user interface.

Key features of the ARM DS-5 Altera Edition toolkit include:
  • Software debug view adapts to include the peripheral devices programmed by the developer into the FPGA fabric, providing a seamless view of both the hard and soft peripheral register memory map of the entire SoC.
  • The DS-5 Debugger simultaneously displays debug/trace data for the Cortex-A9 processor cores and CoreSight-compliant custom logic cores implemented in the FPGA fabric.
  • Altera USB-Blaster JTAG debug cable supports both the DS-5 debugger and other Altera JTAG-based tools for the Altera SoC device.
  • Allows non-intrusive capture and visualization of signal events in the FPGA fabric that can be time-correlated with software events and processor instruction trace.
  • Supports advanced, signal-level hardware cross-triggering between the CPU and FPGA logic domains, which enables cross-domain hardware/software co-debugging.
  • Includes the DS-5 Streamline performance analyzer, which correlates software thread and event information with hardware counters from both the SoC and FPGA, enabling the identification and correction of system-level bottlenecks.
The ARM DS-5 Altera Edition toolkit will be included in the Altera SoC Embedded Design Suite (Altera SoC EDS) Subscription Edition for $995. The Altera SoC EDS will start shipping in early 2013.

More information about the Altera SoC EDS, visit www.altera.com/soc-eds.

More information about the ARM DS-5 Altera Edition toolkit, visit www.altera.com/ds-5-ae.

If you liked this and would like to see a weekly collection of related products and features delivered directly to your inbox, click here to sign up for the EDN on Systems Design newsletter.


Loading comments...

Write a Comment

To comment please Log In

DesignCon App
FEATURED RESOURCES