Zibb

Hot Topic:
Low-power design

EDN's Hot Topic pages deliver subject-specific content from EDN and from across the electronics-industry Web. Suggest a Hot Topic.

EDN

Sort results by: RELEVANCE | DATE
  • Low-cost LCD-bias generator uses main microcontroller as control IC
    Author: Tom Hughes, Dannemora, Auckland, New Zealand; Edited by Martin Rowe and Fran Granville | Date: Nov 26, 2009
    Control a buck-boost switch-mode regulator with the same microcontroller that sends data to an LCD.
  • Mentor joins SOI Industry Consortium
    Author: By Suzanne Deffree, Managing Editor, News | Date: Nov 13, 2009
    ...Industry Consortium, officially welcomed Mentor and credited the company's EDA technology as being a leader in green, low- power design and design-for-manufacturing solutions. “Mentor’s strengths in mixed signal and RF design enablement are also...
  • Avnet releases Xilinx Spartan-6 FPGA evaluation and development kits
    Author: By Rick Nelson, Editor-in-Chief | Date: Nov 12, 2009
    ...based the Spartan-6 LX16 evaluation kit on the Spartan-6 LX16 FPGA. It showcases a system-level approach to low- power design for the Spartan-6 family. Targeting use as a general-purpose FPGA development board, the kit is also suitable...
  • What would you ask my panelists about Green Chip design?
    Author: Steve Leibson | Date: Oct 26, 2009
    ...Power Multicore SoC Designs” (http://j.mp/1D0hfW) 1. Dr. Barry Pangrle, Solutions Architect, Low Power, Design and Verification, Mentor Graphics. 2. Dr. Sho Long Chen, President, CEO, Founder and Chairman, Vweb Corporation...
  • What do Superman, ASIC and SOC Design, and Newport Beach have in common?
    Author: Steve Leibson | Date: Oct 16, 2009
    ...with that one idea may well be presenting at the Seventh International SOC Conference. Maybe it’s a new facet to low- power design. Maybe it lies at the intersection of silicon tech and biotech. Maybe it’s not in the head of someone on stage...
  • Avnet releases Xilinx Spartan-6 FPGA evaluation and development kits
    Author: Rick Nelson, Editor-in-Chief | Date: Sep 29, 2009
    ...LX16 FPGA and showcases a system-level approach to low- power design for the Spartan-6 family. Designed for use as a general-purpose FPGA development board, its low- power design also makes the kit suitable for portable instrumentation...
  • FPGA architectural power-saving techniques at 40 nm
    Author: By Seyi Verma, Altera Corp | Date: Sep 23, 2009
    As geometries shrink, FPGAs must begin to employ design-specific power-management techniques in order to save power while meeting timing.
  • SOI Industry Consortium stalks the “green thing”
    Author: By Ron Wilson, Executive Editor | Date: Aug 20, 2009
    In some cases, the semiconductor's appeal to greeness makes sense, even without adding chlorophyll to the package epoxy.
  • Rex 6000 PDA
    Author: By Paul Rako, Technical Editor | Date: Aug 20, 2009
    Prying Eyes takes a new look at an old organizer. The $150 Rex 6000 held phone numbers, a to-do list, an appointment calendar, and a memo list, as well as several utilities, such as a calculator and some games.
  • Global Foundries to manufacture ST 40-nm low-power bulk silicon
    Author: By Suzanne Deffree, Managing Editor, News | Date: Jul 29, 2009
    ...for our customer/partners at the leading-edge of low- power design, ST needs an agile and high-performance manufacturing...Foundries is an excellent partner to collaborate on low- power design innovation in 2010 and beyond.” Global Foundries...
  • Methodics pushes software-developers' software configuration management as cure for chip design
    Author: Ron Wilson | Date: Jul 27, 2009
    ...architecture, IP, design and verification into a successful tape-out? Advertisement Click Here « Sometimes low- power design mea... | Main | Fujitsu launches USB 3.0 SATA ... » Monday, July 27, 2009 Methodics pushes software...
  • Sometimes low- power design means picking the right IP
    Author: Ron Wilson | Date: Jul 23, 2009
    ...Consortium stalks... | Main | Methodics pushes software-deve... » Thursday, July 23, 2009 Sometimes low- power design means picking the right IP Jul 23 2009 2:57PM | Permalink |Comments (9) | Most people today think of design...
  • Making ASIC power estimates before the design
    Author: By Bob Eisenstadt, Alchip Technologies | Date: Jul 23, 2009
    ...design, and IP selection. That team needs designers with hands-on experience, and it may also need to include low- power- design experts from the ASIC design partner. The structured approach lends itself to distributing tasks and recombining...
  • SoI Industry Consortium stalks the Green Thing
    Author: Ron Wilson | Date: Jul 22, 2009
    ...successful tape-out? Advertisement Click Here « TSMC announces Reference Flow ... | Main | Sometimes low- power design mea... » Wednesday, July 22, 2009 SoI Industry Consortium stalks the Green Thing Jul 22 2009 3:53PM...
  • Altera spins Cyclone with low- power, design protection, and redundancy
    Author: Ron Wilson | Date: Jun 29, 2009
    ...Monday, June 29, 2009 Altera spins Cyclone with low- power, design protection, and redundancy Jun 29 2009 7:50AM...not the solution to all problems in the areas of low- power, design security, data security, or reliability, the Cyclone...
  • Design mingles with test as Agilent’s Solomon touts measurement focus
    Author: By Rick Nelson, Editor-in-Chief | Date: Jun 12, 2009
    Agilent Technologies demonstrated several design and test technologies for RF and microwave research, development, and manufacturing at the IEEE MTT-S International Microwave Symposium.
  • USB 3.0: A simple idea full of challenges
    Author: By Ron Wilson, Executive Editor | Date: Jun 11, 2009
    ...speed. We've figured out a way to filter LFPS while running at very low power.” Kim also cites TI's extensive low- power- design method, which now routinely includes clock gating and power gating. Such techniques allow designers to run the...
  • Accellera, Spirit Consortium merger hints at future of ESL design
    Author: By Ron Wilson, Executive Editor | Date: Jun 11, 2009
    ...standards as 1364 Verilog, 1076-2008 VHDL, 1497 Standard Delay Format, 1603 Advanced Library Format, and 1801 Low- Power Design Standards, as well as the SCI-MI simulation modeling interface, and the SPIRIT Consortium, primarily known for...
  • TV manufacturers power down
    Author: By Tam Harbert, Contributing Editor | Date: May 26, 2009
    TV manufacturers have made great strides in reducing the power consumption of their products over the last couple of years. But the Environmental Protection Agency’s Energy Star program, as well as at least one state, is pushing them to cut consumption even more.
  • Tower and Jazz Semiconductor announce scalable design tool for power management
    Date: May 19, 2009
    Tower Semiconductor Ltd and its fully owned US subsidiary Jazz Semiconductor Inc have announced a scalable design-kit technology (TS18PM) to enable 10 to 40% smaller die sizes and faster design cycle times targeted at the power-management market.
PAGE: 1, 2, 3, 4, 5 NEXT >


ADVERTISEMENT

Featured Content

©1997-2009 Reed Business Information, a division of Reed Elsevier Inc. All rights reserved.
Use of this Web site is subject to its Terms of Use | Privacy Policy

Please visit these other Reed Business sites