Trigger a TTL circuit from ECL levels

ECL circuits typically have relatively small logic spans of approximately 800 mV. Because of the small span, to drive TTL circuits from ECL levels normally entails the use of level converters, such as the MC10125, or comparators. Such circuits are relatively power-hungry and expensive. However, they are sometimes simply unnecessary. The circuit in Figure 1 allows you to trigger some TTL circuitry by generating a fairly short negative-going pulse from the trailing edge of the ECL signal. The main requirement for the circuit to work is that the rate of ECL signal be in the tens of kilohertz. Such signals sometimes appear at the rear panels of some older types of measurement equipment. Such equipment can include sampling oscilloscopes or time-domain reflectometers, such as the 7S12 or 7S14 from Tektronix. In a measurement setup, the circuit in Figure 1 exploits the sampling gate from a 7S12 plug-in unit.

Figure 2 shows the waveforms associated with the circuit in Figure 1. The positive portion of the ECL signal charges capacitor C₁ through the Schottky diode, D₁. In this part of the operating cycle, transistor Q₂ is off, and the output voltage is approximately 5V. On the negative-going edge of the driving pulse, the charge from coupling capacitor C₁ causes the base-emitter junction of Q₂ to conduct, driving the transistor into saturation. The output voltage assumes a level slightly below 0V. The duration of the generated negative-going pulse depends on the speed with which C₂ discharges. The discharge takes place through the base-emitter junctions of Q₁ and Q₂ and resistor R₁. The duration is difficult to calculate, but for a rough estimate, you can use the following equation:

Is this the best Design Idea in this issue? Vote at www.ednmag.com.