Zibb

Reference Design

National Semiconductor

  • SP16160CH1RB High-IF Sub-sampling Receiver Subsystem Reference Design Kit

    The SP16160CH1RB demonstrates a high-IF sampling receiver subsystem for use in wireless infrastructure systems. The subsystem includes the ADC16DV160 A/D converter, LMH6517 DVGA and LMK04031B precision clock conditioner.
  • Ambient Light Adaptive LED Driver

    Automatically adjust display brightness for changing ambient light conditions to provide a more viewable display with better contrast. The LED driver’s PWM dimming dims or brightens the display backlight in response to ambient light conditions, increasing battery life. A photodiode circuit measures ambient light and provides a signal for dimming the LEDs.
  • High-efficiency Portable Music Player Dock

    Showcasing PowerWise® power converters, battery-charging circuitry, audio drivers and display interface circuits, this design initiates a power-saving mode when the PMP is unplugged from the wall power, automatically reducing the maximum brightness of the display as well as the output power of the audio drivers.
  • Load-detecting Power Supply

    Reduce wasted energy from inefficient AC/DC wall adapters that run even without a load. This design utilizes SMPS technology instead of linear regulators to drastically improve conversion efficiency. Additional circuitry "wakes up" the power supply only when a load is applied, reducing losses to just tens of milliwatts.
  • CCFL to LED Conversion Power Supply

    Replace backlight cold cathode fluorescent (CCFLs) tubes with strings of LEDs for lower power consumption, better durability, smaller size, and brighter light that is more easily custom tailored to compensate for changes in ambient light.
  • High-Performance SerDes Module with Easy FPGA Interface and Cable Detect

    National partnered with Avnet to implement a high-speed, power-saving serial interface for low-cost FPGAs. National’s FPGA-Link SerDes combines high-speed data transfer flexibility with features such as automatic power down on loss of cable or input signal. The included FPGA firmware monitors this cable/signal loss indicator from the SerDes to turn off unnecessary system logic and other external components.
  • Power reference design library

    This site lists over 70 reference designs for power subsystems.
ADVERTISEMENT

©1997-2009 Reed Business Information, a division of Reed Elsevier Inc. All rights reserved.
Use of this Web site is subject to its Terms of Use | Privacy Policy

Please visit these other Reed Business sites